

United States Patent Application for:

**THICK THERMAL OXIDE LAYERS AND ISOLATION REGIONS
IN A SILICON-CONTAINING SUBSTRATE FOR HIGH
VOLTAGE APPLICATIONS**

Inventor: Harald S. Gross

Attorney Docket No. AM-5846

Certification Under 37 CFR 1.10

I hereby certify that this new Patent Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on this date December 06, 2001 in an envelope as "Express Mail Post Office to Addressee" Mailing Label Number ET160436935US addressed to the: U.S. Patent & Trademark Office, New Patent Application, P.O. Box 2327, Arlington, VA 22202

Shirley L. Church, Esq.

Person Mailing Paper



Signature of Person Mailing Paper

1 [0001] **THICK THERMAL OXIDE LAYERS AND ISOLATION**
2 **REGIONS IN A SILICON-CONTAINING SUBSTRATE**
3 **FOR HIGH VOLTAGE APPLICATIONS**

4 [0002] 1. Field of the Invention

5 [0003] In general, the present invention relates to a method creating thick thermal
6 oxide layers on silicon. Also, the present invention relates to a method of separating high
7 voltage areas within a silicon chip, wafer, or stack of silicon chips, or stack of silicon
8 wafers. The present invention also relates to a method of integrating and connecting
9 vertical feedthroughs in a stack of silicon layers.

10 [0004] 2. Brief Description of the Background Art

11 [0005] Various processes have been developed to create isolation regions in
12 silicon. One of the popular methods of creating isolation regions within a silicon
13 substrate is through thermal oxidation of areas of silicon itself. For example, in U.S.
14 patent No. 5,410,176 to Liou et al., issued April 25, 1995, the inventors describe a
15 method for forming isolation structures in an integrated circuit. First step is masking all
16 the active regions on the silicon. After masking recesses are etched into the exposed
17 silicon to a depth on the order of the final thickness of the insulating isolation structure.
18 Sidewall spacers of silicon dioxide, or another insulating amorphous material are
19 disposed along the side walls of the recess, with silicon at the bottom of the recesses
20 exposed. Selective epitaxial growth of silicon is then used to form a layer of silicon
21 within the recesses, preferably to a thickness on the order of half of the depth of the
22 recess. The epitaxial silicon is thermally oxidized, filling the recesses with thermal
23 silicon dioxide, having a top surface which is substantially coplanar with the active
24 regions of the surface.

1 [0006] In U.S. Patent No. 5,863,826 to Wu et al., issued January 26, 1999, the
2 inventors disclose a method for forming field isolation regions in multilayer
3 semiconductor devices comprising the steps of masking active regions of the substrate,
4 forming porous silicon in the exposed field isolation regions, removing the mask, and
5 oxidizing the substrate. A light ion impurity implant is used to create pores in the
6 substrate. Substrate oxidation proceeds by rapid thermal annealing because the increased
7 surface area of the pores and the high reactivity of unsaturated bonds on these surfaces
8 provides for enhanced oxidation.

9 [0007] In U.S. Patent No. 5,189,501 to Kawamura et al., issued February 23,
10 1993, the inventors describe an isolator for isolating semiconductor devices, components
11 of an integrated circuit, on a semiconductor substrate, wherein the isolator is delimited by
12 walls of a trench formed on a top surface of the semiconductor substrate, where the
13 trench filled with a silicon oxide layer deposited by a chemical vapor deposition method.
14 A small ditch created in the middle of a top surface of the silicon oxide layer in the
15 trench is filled with silicon, and at least a top surface of the silicon is thermally oxidized
16 to form another silicon oxide layer.

17 [0008] In U.S. Patent No. 5,386,142 to Kurtz et al., issued January 31, 1995, the
18 inventors describe a semiconductor structure having environmentally isolated circuit
19 elements disposed thereon. The semiconductor structure has a first semiconductor wafer
20 having a semiconductor element such as a piezoresistive element or any integrated circuit
21 located on a top surface thereof. The first wafer is bonded to a second semiconductor
22 wafer so that the semiconductor element on the first wafer is received in a cavity sealed
23 from the outside environment. The bottom surface of the second wafer is prepared by
24 etching it about a mask pattern so that the pattern projects from the bottom surface,

1 thereby forming a cavity and defining projecting surfaces which are bonded to
2 corresponding projecting areas on the first wafer to create a hermetic seal there between.
3 The second wafer is electrochemically etched to produce porous silicon with regions of
4 non-porous monocrystalline silicon extending between the top and bottom surfaces. The
5 porous areas are thermally oxidized to convert them to silicon dioxide while the non-
6 porous regions bonded to bond pads of the resistive pattern on the first wafer act as
7 extended contacts.

8 [0009] Applicants' review of the background art in general has indicated that in
9 order to handle high voltages the silicon oxide layer needs to be thick. Two micron of
10 silicon oxide layer thickness is needed to handle a voltage of about 1 kV. In order to
11 handle a voltage of 3-5 kV, the silicon oxide layer thickness should be in the range of 6-
12 10 μm . Generally a thickness of 3 μm silicon oxide layers can be formed by long wet
13 thermal oxidation. However 3 μm thickness is not sufficient to handle a voltage of 3-5
14 kV reliably since pinholes and other artefacts in the oxide can lower the breakdown
15 voltage.

16 [0010] In the field of semiconductor device fabrication, particularly with the
17 continuing trend toward smaller device feature sizes, micromachining technology
18 compatible with semiconductor processing is a necessity. Microcolumns which are
19 miniaturized electron optic devices facilitate smaller device fabrication. Generally,
20 microcolumns are made of pyrex and silicon. But, pyrex can not be machined with as
21 high a precision as silicon. Therefore, it would be advantageous to find a method
22 enabling fabrication of microcolumns out of silicon alone. However to handle high
23 voltages, portions of the silicon need to be converted to silicon oxide which has a
24 thickness in the range of 6-10 μm . As stated above, with the general methods available

1 today a silicon oxide thickness which can be generated within a reasonable time by wet
2 thermal oxidation is about 3 μ m (which is generated in about approximately 18 hours at a
3 temperature of 1100° C).

4 [0011] Often, isolation regions are created within silicon structures for various
5 purposes, for example, to often protect circuit elements within one region from
6 interfering with the functions of circuit elements in another region. Some of these
7 isolation regions need to provide insulation from high voltages. In order to accomplish
8 high voltage insulation, it would be useful to be able to partition silicon structures with
9 thick silicon oxide layers having a thickness in the range of about 2 μ m/kV of applied
10 voltage.

11 [0012] Therefore, there is a need to create thick silicon oxide layers within as
12 on the surfaces of silicon structures. For many semiconductor devices, thickness ranging
13 from greater than 3 up to about 10 μ m are particularly useful.

14 [0013] **SUMMARY OF THE INVENTION**

15 [0014] One of the embodiments of the invention involves a method of forming a
16 thick silicon oxide layer upon or internal to a silicon structure. This embodiment
17 includes a step of etching a plurality of trenches in or openings through a silicon
18 structure. For example, the etching may be conducted by deep dry silicon etching. With
19 respect to the of the plurality of trenches each trench is separated from an adjacent trench
20 by a trench wall. The silicon is then oxidized. During oxidation the silicon expands.
21 Normally, 1 micrometer of silicon is converted to about 2 μ m of silicon oxide. In other
22 words, during the oxidation process a lateral expansion takes place. The invention takes

1 advantage of this phenomenon. By appropriately selecting the thickness of the walls
2 between trenches and the trench opening width, each trench can be entirely filled with
3 silicon oxide by oxidizing the trench walls. The number of trenches required to oxidize a
4 large area is based on time considerations since the oxidation process is a diffusion
5 limited process. The depth of an oxide layer on a silicon structure surface can be
6 determined by fixing the depth of the trenches (the height of the trench walls). The
7 trench walls will be consumed to form a layer of silicon oxide at the surface of the
8 silicon. Deeper trenches can be etched by increasing the aspect ratio during the etch
9 process.

10 [0015] Another embodiment of the invention, pertains to a method of creating
11 isolation regions within a silicon structure, which isolation regions can withstand high
12 voltages. This embodiment involves etching of a trench or opening of desired shape or
13 shapes into the silicon structure creating an opened shaped portion. If a shape is etched
14 completely through the silicon structure then the shaped portion may be severed from the
15 silicon and drop out. In order to prevent the shaped portion from dropping out, bridges
16 of silicon are maintained across a through-opening at nominal distances during the
17 etching process. The exposed silicon surfaces and the silicon bridges are oxidized. The
18 oxidation causes the silicon to expand, enabling filling of an open space with an oxide
19 layer. The oxide layer separates the shaped portion from the rest of the silicon structure,
20 thus creating a shaped region isolated from the rest of the silicon structure. During the
21 oxidation process, the silicon oxide layer is formed not only in the trenches but also on
22 the surfaces of the silicon. The oxide layer can be etched and removed from areas where
23 it is not desired. Isolation regions of various shapes and sizes can be created using this
24 method.

1 [0016] The present invention also relates to a method of integrating and
2 connecting vertical feedthroughs and of providing vertical interconnects in a stack of
3 silicon structures. This embodiment involves at least two silicon structures. The two
4 structures could be silicon layers within a silicon chip or a wafer, or a stack of silicon
5 chips, or stacks of wafers. Isolation regions can be generated within the silicon structures
6 using the methods described above. Electrical and/or mechanical connections are
7 established through the semiconductor regions in each of the structures. These isolated
8 semiconductor regions can act as feedthroughs for electrical connections which connect
9 different layers within a silicon chip or wafer. Mechanical and electrical connections of
10 stacked chips or wafers can be achieved through fusion bonding, anodic bonding or
11 eutectic processing, for example, but not by way of limitation.

12 [0017] Yet another embodiment of the invention involves a method of
13 creating semiconductor regions of various shapes separated by oxide layers or oxide
14 layers in combination with vacuum which is an excellent insulator. This embodiment
15 involves etching a trench or opening of desired shape or shapes into the silicon structure
16 creating a shaped portion. If a shape is etched completely through the silicon structure,
17 then the shaped portion may be severed from the silicon and drop out. In order to
18 prevent a shaped portion from dropping out, bridges of silicon are maintained across the
19 trench. These bridges give support to the shaped portion. The exposed regions are then
20 oxidized. Once again, the silicon oxide formed expands and fills a portion of the
21 opening or trench. A space is left between the silicon oxide layer covering the shaped
22 portion and the silicon oxide layer covering the surface of the remainder of the silicon
23 structure. A vacuum may be maintained in the space separating two of the oxide layers
24 to provide improved electrical insulation.

1 [0018] **BRIEF DESCRIPTION OF THE DRAWINGS**

2 [0019] Figures 1A through 1D are cross-sectional schematics of a silicon
3 structure showing a series of steps which create a silicon oxide layer on a silicon
4 structure.

5
6 [0020] Figure 1A shows a schematic of a cross section of a silicon structure 101.

7 [0021] Figure 1B shows the Figure 1A schematic structure after trenches have
8 been etched on its surface.

9 [0022] Figure 1C shows the Figure 1B schematic structure after the exposed
10 surfaces have been oxidized.

11 [0023] Figures 2A-2D show schematics of a series of method steps which create
12 a silicon isolation region in a silicon structure.

13 [0024] Figure 2A shows a schematic of top view of a silicon structure, 200.

14 [0025] Figure 2B shows the schematic top view of Figure 2A after through-
15 openings have been etched through silicon structure 200.

16 [0026] Figure 2C shows the schematic top view of figure 2B after exposed
17 surfaces of the structure have been oxidized.

1 [0027] Figure 2D shows the top view schematic of Figure 2C after the oxide
2 layer has been removed from the top and bottom surfaces of silicon structure 200.

3 [0028] Figures 3A through 3C show another embodiment of the invention where
4 a series of method steps provide electrical isolation in a silicon substrate.

5
6 [0029] Figure 3A a shows a cross-sectional schematic of two silicon structures
7 each having electrical isolation regions.

8 [0030] Figure 3B shows the Figure 3A schematic after the two silicon structures
9 has been bonded to create a structure 350.

10 [0031] Figure 3C shows the Figure 3B schematic structure 350 after an opening
11 has been formed into the silicon structure, where the opening is available to act as a
12 feedthrough.

13 [0032] Figures 4A through 4C show an embodiment of the invention where a
14 series of method steps provide electrical isolation of a conductive center region from an
15 exterior structure.

16 [0033] Figure 4A shows a schematic of a silicon structure, 400 having a
17 cylindrical shape etched partially through it from each side, with an unetched area in the
18 center.

1 [0034] Figure 4B shows the Figure 4A schematic after the exposed surfaces of
2 the silicon structure has been oxidized..

3 [0035] Figure 4 C shows the Figure 4B schematic after removal of oxide from
4 the top and bottom surfaces of the structure.

5 [0036] Figure 5A through 5C shows another embodiment of the invention where
6 a series of method steps provide electrical isolation of a conductive center region from an
7 exterior structure.

8 [0037] Figure 5A shows the schematic of a silicon structure, having a
9 cylindrical shape etched through it, with spokes connecting the conductive or
10 semiconductive center region to the conductive or semiconductive exterior structure.

11 [0038] Figure 5B shows the Figure 5A schematic after oxidation of exposed
12 surfaces.

13 [0039] Figure 5C shows the Figure 5B schematic after the removal of oxide from
14 the top and bottom surfaces of the structure.

15 [0040] **DETAILED DESCRIPTION OF THE INVENTION**

16 [0041] As preface to the detailed description, it should be noted that, as used in
17 this specification and the appended claims, the singular forms “a”, “an”, and “the”
18

1 include plural referents, unless the context clearly dictates otherwise.

2 [0042] As described above, the present invention pertains to a method of forming
3 thick silicon oxide layers on or inside a silicon-containing structure. Also, the present
4 invention pertains to a method of creating isolation regions within silicon which can
5 withstand high voltages.

6 [0043] Figure 1A shows a cross sectional schematic of silicon 101 starting
7 structure, 100. Figure 1B shows the same silicon structure 100 after the etching of
8 trenches 102 into the silicon 101. The trenches 102 are separated by a trench wall 104
9 which exhibits a height, h, 108, and a trench opening width, w, 106. The trenches can be
10 etched by providing a masking pattern on the surface of the silicon structure 100, using
11 techniques known in the art, and then conducting plasma etching or wet etching of the
12 silicon through the mask using known etch techniques. Known plasma etching
13 techniques enable the etching deep trenches having an aspect ratio as high as 50 : 1. If
14 the trench is to be entirely filled with silicon oxide, the trench opening width 106 of
15 trench 102 should be two times the trench wall thickness 105 of wall 104.

16 [0044] Figure 1C shows the same silicon structure 100 after oxidation of the
17 surfaces of Figure 1B. A silicon oxide layer 112 has formed on the upper surface 103 of
18 silicon structure 100. A thin silicon oxide layer 113 forms on other exposed surfaces as
19 well. The trench opening width may be such that the entire trench will not be filled
20 during the oxidation, if it is desired to form conduits between isolation areas. The trench
21 wall thickness 105 of trench walls 104 is limited by the time available for carrying out
22 the oxidation process. Typically the oxidation is thermal oxidation, as this provides a
23 non-contaminated oxide. In the case of a typical wet thermal oxide formation, at 1100°
24 C, a 2 micrometer wall thickness requires about 8 hours for conversion to 4 micrometers

1 of silicon oxide, by way of example and not by way of limitation.

2 [0045] Patterning of the silicon structure prior to oxidation is carried out so that
3 thick oxide layers are formed only at intended surfaces. By this process it is possible to
4 obtain a thick oxide layer, which is about 20 to 50 times thicker than what is possible
5 using other fabrication methods. Unwanted thin oxide layers may be removed from
6 desired surfaces by masking surfaces which are not to be etched, and dipping the
7 structure in 10% buffered hydrofluoric acid solution.

8 [0046] The mechanical stress caused by the formation of thermal oxide depends
9 on the patterned structure, the thickness of walls converted to oxide and other factors.
10 The mechanical stress thus created can be released using a variety of techniques. Some
11 of the suggested examples are stress release structures built into the silicon structure
12 itself. Double sided structuring of a wafer is another means to compensate for the
13 mechanical stress caused across the wafer by the thermal oxide formation. By oxidizing
14 both sides of a wafer the stress created on one side may be balanced by the stress on the
15 other side.

16 [0047] Figure 2A, shows another embodiment of the invention which may be
17 used to provide electrical isolation in a silicon substrate. Figure 2A shows a schematic
18 of top view of silicon structure 200. This embodiment of the invention involves a
19 method of creating isolation regions within the structure 200. Figure 2B shows a
20 schematic top view of the Figure 2A after openings 206 have been etched all the way
21 through the silicon structure, 200 at nominal distance apart. Openings 206 are separated
22 by walls, 208. The openings 206 have a width w , represented by the numeral 212 and
23 walls 208 have a thickness t , represented by the numeral 214.

24 [0048] Figure 2 C, shows the Figure 2B structure after the exposed surface of the

1 silicon is oxidized. Silicon oxide layers are formed during the oxidation. A thin silicon
2 oxide layer 230 covers the entire silicon structure 200. A thick silicon oxide layer 238
3 forms through the area which was etched to form openings 206, creating two electrically
4 isolated silicon regions 232, and 234. During oxidation, the walls 208 are oxidized and
5 expand laterally to form one continuous silicon oxide layer 238. Figure 2 D shows the
6 schematic top view of the Figure 2C structure after oxide layer 230 is removed from at
7 least upper surface 239 and lower surface 240 of processed structure 200. These surfaces
8 239 and 240 are typically lapped and polished to provide access to the underlying silicon.
9 The silicon oxide layer 230 may be removed from all sides if desired. The thick silicon
10 oxide layer 238, separates the two electrically isolated silicon regions 232 and 234.
11 Patterning of the silicon structure prior to oxidation is carried out in a manner such that
12 the thick oxide layers form only on intended surfaces. Various anodisation processes as
13 well as thermal oxidation may be used to grow thick oxide layers.

14 [0049] Another embodiment of the invention pertains to a method of integrating
15 and connecting vertical feedthroughs and providing vertical interconnects in a stack of
16 silicon structures. Figures 3A-3C illustrate the various steps involved in such a method.
17 Figure 3 A shows a schematic side view of two silicon structures 302 and 304, which are
18 bonded together during device fabrication. Both ends of the silicon structures 302 and
19 304 are covered by thin silicon oxide layers 301 and 319 respectively. Structure 302
20 contains semiconductor regions 314, 315 and 316. Adjoining semiconductor regions 314
21 and 315 are separated by a silicon oxide region 308, which acts as an electrical isolation
22 region. The semiconductor region, 315 is also bounded by silicon oxide isolation layers,
23 306a on the top and 306b on the bottom. Structure 304 contains semiconductor regions
24 318, 320, and 322. Semiconductor regions 318 and 320 are separated from one another

1 by a silicon oxide electrical isolation layer 310. The semiconductor regions 320 and 322
2 are separated from one another by a silicon oxide electrical isolation layer 312.

3 [0050] Figure 3 B shows the structures of Figure 3A after bonding. Here the
4 semiconductor regions 314 and 318 are combined to form the semiconductor region 330.
5 The regions 315, 316 and 322 are combined to form the semiconductor region 334. The
6 region 320 remains in electrical isolation from the other semiconductor regions by the
7 silicon oxide layers 308/310 306b, and 312. The two structures can be bonded through
8 various processes, for example, fusion bonding, or eutectic processing. With reference
9 to Figure 3A, the thick oxide layers 306a and 306b on the surfaces of the structure 302
10 are created using the method described in Figures 1A through 1D. The thick oxide layer
11 308 through structure 302, and the thick oxide layers 310 and 312 through structure 304
12 are created using the method described with reference to Figures 2A, through 2D. The
13 structures 302, and 304 could be two layers within a silicon chip, could be two wafers or
14 could be present within a stack of silicon chips or stacks of wafers.

15 The two structures 302 and 304 are bonded together using methods described
16 above. The structures 302 and 304 are aligned and bonded together as shown in Figure
17 3B, establishing connections between semiconductor regions 314 and 318, and also
18 between semiconductor regions 316 and 322. The bonded semiconductor regions act as
19 interconnects which are electrically isolated by bonded thick silicon oxide layers 308/310
20 and 306b/312. The bonded semiconductor regions 314, and 318 may be used as an
21 electrical connector to a chip carrier. As can be seen in Figure 3B, the bonded structure
22 will provide a high voltage isolation between the areas 314/318, 320 and 315/316/322.

23 [0051] Figure 3 C shows the Figure 3B structure after an opening 338 is formed
24 vertically through the thick oxide layer 332. The opening 338, created through the

1 silicon oxide layer 332, acts as a vertical feedthrough for a conductive interconnect (not
2 shown). The opening 338 can be used to feed wires or other connectors to other
3 structures (not shown). In one embodiment, a metal coating could be deposited inside
4 opening, 338.

5 [0052] Conductive or semiconductive structures electrically isolated by isolation
6 regions of different shapes can be made using the above described techniques. A
7 semiconductive structure can be made more conductive by the addition of dopants where
8 required.

9 [0053] Figures 4A, through 4C illustrate, by way of example, the generation of a
10 cylindrical isolation region through a silicon structure 400, where a conductive or
11 semiconductive cylindricall region, 406 is isolated from a surrounding conductive or
12 semiconductive region 404 by a thick oxide layer. Silicon structure 400 includes a front
13 surface 401a, a back surface 401c, a first side surface 401b, a second side surface 401d, a
14 top surface 401e, and a bottom surface 401f. A cylindrical through-opening 402 is
15 etched through the silicon structure 400. The cylindrical through-opening 402 separates
16 the conductive cylindrical region 406 from the surrounding conductive region 404. To
17 maintain conductive cylindrical region 406 in place in structure 400 during processing,
18 the through-opening 402 is etched partway through structure 400 from top surface 401e
19 and partway through from the bottom surface 401f, leaving a disk of silicon 408 of
20 nominal thickness bridging conductive cylindrical region 406 to the surrounding
21 conductive region 404.

22 [0054] Figure 4B shows the Figure 4A structure after thermal oxidation. A
23 layer of silicon oxide 412 is formed over exterior surfaces 401a - 401f of structure 400.
24 An oxide layer 416 is formed on the interior surface 409 of the through-opening 402, and

1 an oxide layer 418 is formed on the exterior surface, 411 of cylindrical region 406. The
2 silicon disc 408 has been oxidized to form an oxide layer 414 in the through
3 opening 402. Thickness of the disc 408 is typically selected so that it will be entirely
4 converted to an oxide during the oxidation process.

5 [0055] The cylindrical region 406 is electrically isolated from surrounding region
6 404 by a combination of silicon oxide layers 416, 418, and 414, and by the air or vacuum
7 space adjacent these oxide layers. Depending on the distance between these areas, the
8 maximum breakdown voltage can be in the kilovolts range. The disk 408 can also act as
9 a separation wall between two areas of structure 400 which are exposed to different
10 pressures. For example an open space within area 410 may be at a given pressure while
11 the open space within area 411 is under vacuum. It is understood that the shape of the
12 isolation regions can be any shape and need not be cylindrical.

13 [0056] Figure 4C shows a schematic of the silicon structure in Figure 4B after
14 that the structure has been lapped and polished and the oxide layer 412 present on the
15 exterior wall surfaces 401e and 401f of structure 400 has been removed. It is understood
16 that the layer 412 could be retained on any of the surfaces if desired. The space between
17 the two oxide layers 416 and 418 may be filled with silicon oxide by CVD deposition if
18 necessary, using techniques known in the art.

19 [0057] Figures 5A-5C show an alternative method of providing electrical
20 isolation for a structure similar to the kind shown in Figures 4A-4C. Figure 5A shows a
21 cylindrical silicon structure 500 including a top surface 501a, a bottom surface 501b and
22 an outer surface 501c. The cylindrical silicon structure 500 also includes an internal
23 silicon-containing conductive or semiconductive cylinder 508 and an external silicon-
24 containing conductive or semiconductive cylinder 506. The internal cylinder 508 was

1 created by etching multiple open spaces 504 to form a cylinder shape within structure
2 500. Between these open spaces 504 are spokes 510 of the silicon-containing conductive
3 or semiconductive material. In the present embodiment external cylinder 506, cylinder
4 508 and spokes 510 are silicon. The spokes 510 in this embodiment exhibit a thickness
5 t_1 while the open spaces extend for a horizontal distance d_1 . The relationship between t_1
6 and d_1 is such that $d_1 = 2 \times t_1$, so that upon oxidation of spokes 510, and the surfaces of
7 spaces 504, spaces 504 will be filled with silicon oxide. The number of spokes and open
8 spaces required for a given structure 500 can be calculated by one skilled in the art,
9 depending on the amount of process time available for thermal oxidation and the time
10 required under oxidation conditions to convert the silicon to silicon oxide. With respect
11 to wet thermal oxidation, at about 1150° C, typically about 24 hours are required to
12 oxidize a silicon spoke which is about 4 μm thick.

13 [0058] Figure 5B shows the same structure 500 after the exposed surfaces of the
14 structure 500 have been oxidized. Oxide cylinder 516 formed from oxidized spokes 510
15 electrically isolates internal silicon cylinder 508 from external silicon cylinder 506. This
16 embodiment of the invention allows cylindrical structure 500 to be etched all the way
17 through in one direction, to produce internal silicon cylinder 508, and external silicon
18 cylinder 506, with spokes 510 holding the internal silicon cylinder 508 in place. This
19 provides the advantage that only one side of the cylindrical structure 500 has to be
20 masked during the etch process and only a single etch step needs to be carried out.

21 [0059] The spoke thickness, t_1 and the distance d_1 may be selected such that the
22 entire open space 504 shown in Figure 5A is not filled during the oxidation. In such
23 cases, vacuum may be maintained in any remaining areas. Also, in such instances where
24 thermal oxidation is impractical for filling the open space 504 the remaining open space

[0060] The above described preferred embodiments are not intended to limit the scope of the present invention, as one skilled in the art can, in view of the present disclosure expand such embodiments to correspond with the subject matter of the invention claimed below.

[illegible]